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Abstract:
A speed and power optimizer for a class of digital MOS integrated circuit
designs is discussed. Simple models are used to create an optimization
algorithm which is low in computational complexity but reasonably accurate.
The discussion proceeds from a theoretical treatment of the optimization
algorithm to an actual implementation of a software system for circuit
optimization. Schemes for mapping the MOS device characteristics into the
optimizer's operating paramneters are also addressed.
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1.0 Introduction
Computer aids are crucial to the design of today's integrated circuits. Computer
aided design (CAD) tools are used to check for design rule errors in IC layouts[1], to
verify logical circuit behaviour[2], to analyze electrical circuit behaviour[3], and also
as sophisticated "bookeepers" in the actual piecing together of designs themselves[41
-[6]. Lately though, CAD tools have been becoming more and more a part of tie
IC synthesis effort[7] - [9] . Most.of the synthesis tools to date have concentrated
on achieving functionality and on the automatic layout problem e.g, placement,
routing, compaction and other topological issues, with little emphasis on performance
considerations. A notable exception to this is the PLA generator developed by
Glasser[10]. This tool optimized the PLA's for speed, power consumption and area.
The importance of circuit performance, cannot be overstated: circuit speed,
a prime determinant of computational power, is generally proportional to power
consumption, itself a scarce resource. As the circuit complexity and density of a
chip increases, the amount of power that may be feasibly dissipated per unit of chip
area stays fairly constant. On average, this requires that the power consumption of
individual elements on the chip be decreased. A more judicious distribution of power
among elements is required in order to sustain circuit speeds (and computational
power) in the face of decreasing average element power.
Also, as more synthesis tools become widely available as circuit design aids, we
will surely get to the place where people with minor (or no) backgrounds in electrical
circuits would be able to design their own integrated circuits. To make the design
process amenable to such designers, some attempt must be made to remove the
tedium associated with having to calculate those parameters which determine the
performance characteristics of their integrated circuits. By simplifying this dimension
of the design procedure, such designers are freed to concentrate on the issues of
interest to them. A computer scientist for example, might be able to realise his wildest
architectural dreams without having to worry much about the specifics of signal delay
in one of the adder circuits of his system.
This thesis discusses the theory and implementation of a CAD tool which at-
tempts to solve a part of the performance problem. Specifically, the tool will optimize
the class of combinational circuits generalized in fig(1.1), with respect to a given set
of speed and power constraints. In particular, the inputs to the optimizer would be:
a circuit specification (with critical path and impedance boundary conditions), a delay
requirement, and some information about the process to be used in fabricating the
circuit. The system would then compute a set of widths and lengths of devices in
the circuit so that it will meet its speed requirement while consuming the minimum
possible power.
This tool is useful either to a circuit designer to optimize circuits of his own
creation or, as part of a larger CAD tool which might automatically convert high level
system specifications into layouts of circuits implementing the high level function. If
it were made to operate at a low level of computational complexity, then this tool
could be incorporated into the IC design process without significantly lengthening
the design cycle. Of course, the computational complexity of the algorithm is
proportional to the complexity of the device models used and to the accuracy of
the results obtained. A mbdel which trades off 10% to 15% accuracy in exchange for
speeds suitable for an interactive system will be an acceptable one. Such an error
is not bad considering that the widely used full circuit simulator (which is also very
CPU intensive), has errors in the 5 to 10% range [11].
The urge to optimize electronic circuits is not a new one. On the contrary, it
has been the object of schorlarly research for some time. The abundance of circuit
optimization research in both analog and digital contexts in the late sixties and early
seventies lead to the publication of works which attempted to catalog the then known
methods of circuit optimization [12] ,[13]. In general though, most of the work
was conducted on a theoretical level [14], [15]. There were some exceptions which
produced working computer programs for optimizing specific kinds of circuits [16]
-[181.
In 1974, the first significant attempt to produce a usable CAD tool for digital
circuit optimization was reported [19]. A computer program called OPTISEM was
developed to optimize bipolar and MOS circuits for delay or noise margins, with
respect to power consumption, circuit area, or any other user definable criteria.
OPTISEM had the capability to monitor and correct optimization parameters which
violated user defined constraints during the course of the optimization. This ability
enabled the optimizer to avoid producing circuits with unsatisfactory noise margins
or tendencies to saturate (in the case of bipolar ECL designs). OPTISEM also
understood important interdependencies such as the area-capacitance relationship.
The major drawback of this tool was its slowness of operation. Because of the
complexity of the optimization algorithms, OPTISEM required on the order of one
hour of CPU time (on a Siemens 4004/150) to optimize a 100 element circuit. Also,
this system was unable to handle more than 350 circuit elements. The combination of
high computational complexity and limited capacity made this optimizer unsuitable
for the applications envisioned earlier in this section.
Since OPTISEM, work on practical CAD tools for digital circuit optimization
has been scarce. Lin and Lindholm [20], reported a technique for optimizing the
output stage of a design. Their method involves the introduction of successively
larger buffers between the output driver and the load, sizing them so as to decrease
total output delay. lThey define a figure of merit F which is based on an area-delay
product and is a function of the number of intermediate buffers m between the load
and driver. For a given load and driver, the optimal number of buffers is determined
by minimizing F with respect to m.
Later, Mohsen and Mead [21], developed a method for optimizing the driver
and receiver circuits on different ends of a long capacitive line, for minimum delay.
Kang [22], worked with CMOS circuits and reported a technique for minimizing
the product of chip area and delay, with respect to the widths of the devices in
the circuit'. None of these efforts mention working software for performing these
optimizations.
1Kang pointed out that since static power dissipation in CMOS designs was very low, area was the limiting scarce resource
for CMOS.
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Fig 1.1 General input circuit form: (a)- circuit, (b)- legend.
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2.0 Models and Theory
In this section, a simplified MOS device model is derived starting from the
fundamental device equations. We use the model to present our definition of
circuit delay and then proceed to develop an optimization theory based on the
relationship between total circuit delay and power consumption in a given circuit
element group (stage). On the way, issues of range of validity of the model and worse
case considerations are dealth with. Some expectations about the complexity of the
optimization algorithm are ventured.
2.1 Model
The optimizer is based on the zero order resistance concept which models the
MOS transistor with a capacitor C,,,, at the input and a switched linear resistor Rh
between the drain and source regions, where the switch is controlled by the voltage
at the device's input. This model is illustrated in fig(2.1). We begin our discussion
by obtaining the relationship between CL,,,, and Rh for any given device. Following
this, the model's range of validity is examined. An expression fbr delay, based on the
model, is then presented.
We have,
and
'ds = Wf(Vds)
where W is the width of the device and ds, and Vd., are the channel current and drcain
to source voltage respectively of the device. The function f(vds) is as follows:
f(VAs) =
if V,' < vYh;
- Vth)Vida, i (v9 - Vth) > Vd.s;
,- VI/) 2, ifo < (V9, - VtU) < vs;
where V,, is the device input (gate) voltage, V,, is its threshold voltage and L is it's
channel length. The parameters T,., and r are the thickness and dielectric constant
respectively of the gate oxide used in the fabrication of the device and p is the
mobility of the carriers in the channel of the device. For each fabrication process, To• ,
e and u are taken to be constant.
c••at is given by
Cgate = Wg
where
ToX
Taking the product of cgate and R.h we obtain
Rchcgate = e e 1 .!dVd = g f dVd .
If V,, is a step function, then for a given L and fabrication process, the function
g dVd,f f(Vd 8)
becomes a constant (with respect to time, V, and Vds) which is independent of W. We
define this constant as r. Specifically,
RchCgate = T (2.1)
r may be viewed as a measure of delay i.e, the time taken to discharge (or charge) the
gate of a given device, through the channel of a similar sized device as illustrated in
fig(2.2) [23].
__
To examine the range of validity of our model, we must study those parameters
which affect r. Since this model is valid only for the case where V,, is a step function,
it can be expected to change when V,, is less than ideal. Furthermore, because perfect
step functions rarely occur, there is a need to extend the model to cover a more
practical set of input waveshapes. Fortunately, the dependence of r on the shape
of the input waveform is readily determined for any given fabrication process. This
means that the relationship between c,te miand Rrh may be found over any range of
input waveshapes. In fact, since Rh is the only term in (2.1) which is dependent on
V,, the input shape dependence of T may be specified by the input shape dependence
of R1h '. Before presenting a method for determining this dependence, a metric for
signal waveshape must be given. Also, a useful definition of delay will be needed.
We define the slope of a waveform in terms of the time taken by the signal to
travel between .10 and 90% of its total path. Specifically the slope (S) is
- V(90%) - V(10%) (2.2)
Using this definition, the input shaipe dependence of r may be written concisely
as r(STi). Similarly Rch(Sin) may be written for the input shape dependence of Rc,.
Our definition of delay will be facilitated by the graph of a typical set of voltage
waveforms for a circuit with N inverters. Such a graph is presented in fig(2.3). The
delay through a gate is defined as the time interval beginning when the gate's input
signal crosses a specified reference voltage and ending when the gate's output signal
crosses the reference. In fig(2.3), gate delays are marked as to, t1 ,..., tN . For this work,
we have picked the reference as i,, or the point at which, under D.C conditions, the
gate's output voltage equals that of its input 2. The imnplications of this definition are
tlhere are some nonlinearitics in C(gate, but these are minor comnparcd to those in Ich. We neglect these in our
computations.
'Our choice of voltage reference is substantiated in [24].
1) for a set of cascaded gates, total delay is the sum of the individual stage delays and
2) at DC, vo,,, crosses Vi,, at the same time as vi,, does and so fdr a D.C input, stage
delay is zero.
Rch(Si,) is determined by using a circuit simulator (SPICE [3]) to apply different
input slopes to an inverter with a fixed load capacitor. For each S,, the gate delay is
measured and equatedto r. Rh(S,n) is computed by
Rch -
This experimnent is repeated for rising and filling inputs to determine Rh(Sin) for
the pulldown and pullup devices respectively. Furthermore, to find Rh(So,,tl) (that is,
the dependence of Rh on the output waveshape), the process is repeated for varying
values of output signal slopes (s
~
,, is varied by changing Go,,d).
R,h was found to be primarily dependent upon the ratio ('•. This result is not
surprising considering that all of the time dependent terms in the output of the gate's
dynamic equations come from the input and the C-- terms. If we assume that Cload
dominates over the internal gate capacitances (as is generally the case), then scaling
the time and Coa,, parameters by the same amount (as is done by scaling si, and
s0,,) does not change the dynamic equations. This implies that Rch would remain
unchanged.
Figure (2.4) presents the measured Rch(=). 1],?, goes to zero as Si,, approaches
zero (i.e DC input) because delay was defined to be zero at DC. The effective pullup
resistance is greater than that of the pulldown because of the 4:1 pullup/pulldown
ratio used in the test circuit. In general, it is expected that, for a downgoing input
transient (active pullup) the stage is being driven by a pulldown device and is driving
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a stage of roughly the same size. In such a case one would expect the input signal
to be faster than the signal at the output i.e, si, > So,,, because pulldowns are
generally smaller than pullups. By a similar argument, the upgoing input signal
can be expected to be slower than the output (Sin < Sou,). These expected regions
of operation are shaded in fig(2.4) and show that the pullup R,h is flairly stable
in its normal region of' operation while the pulldown RTh, may vary significantly
over its expected region of operation. This instability in the pulldown is normally
overwhelmed by the stable pullup device, which is generally 4 to 20 times as large
as the pulldown. Since the signal flow direction alternates as the signal propagates
through the circuit, any resistance contributions will be made by a more or less equal
number of pullups as pulldowns. Because of the large pullup/pulldown ratios, the
total resistance will be dominated by the larger pullups thus minimizing the total
error.
Using our model, the expression for delay through a single stage may be written
t: = (Ri + Zi)(ciji + Xj) (2.3)
Here R, is the channel resistance of the active device(s) in the chain i.e, pullup or
pulldown, and ci is the gate capacitance at the input to stage i. Z, and xi are the
parasitic resistance and capacitance respectively in stage i. For a set of N cascaded
gates, the individual stage delays may be summed to arrive at the total circuit delay:
Tota, = ti = (R. -+ Zj)(Cj+, + Xj) (2.4)
for
0< i < N
2.2 Theory
We begin our discussion of the optimizer theory by showing the importance of
worst case analysis. The discussion continues by applying the zero order resistance
MOS model to obtain an expression for circuit delay as a function of one parameter.
The relationship between total worst case delay and the worst case power consump-
tion of the individual stages is then developed, following which we apply conven-
tional minimization methods to obtain a set of solution equations.
2.2.1 Worst Case Considerations
Even though the process of integrated circuit fabrication is a refined and metic-
ulous one, many device parameters are subject to variations which come about
due to deviations in process control. After fabrication, the devices uare subject to
operating conditions which may also vary. The extremes of these variations change
the properties of the resulting circuits in predictable ways.
In particular, one group of extremes might cause the circuit's power consumption
to be higher than nominal, while the other extreme might cause the circuit to run
more slowly than expected. The undesirable extremes e.g, high power and low speed
are called worst case conditions and represent the "worst" that the circuit could db
and still be considered acceptable.
It is important that the optimizer produce worst case results because the circuit
designer must be assured that his optimized circuit will not do worse than stated. For
example, adverse deviati6ns in circuit speed can create races which might render a
circuit useless, and increases in stated power might be enough to burn out a power
bus or overheat a chip. For this reason, worst case speed is optimized with respect
to worst case power. This is done by using worst case speed parameters when
perbforming speed calculations, and worst case power parameters to perform power
calculations. In this way, the optimizer is guaranteed to produce worst case results.
2.2.2 Delay
Using (2.1), the equation for delay through a chain of gates (2.4) may be rewritten
T= ( +Z)(c+ + i)( l + Xi)++ ++( + n)(Coad + XN)
or,
T= o 1 + zE (c+1 + X ) (2.5)
where
CN+l Cload
As before
i= ( i z)(C+ 1 + X') (2.6)
For notational convenience, the input (source) resistance is defined as
The parameter n, in (2.5), (2.6) is used to account for the cases where Ri might
be different from -. In a NAND gate for example, the total pulldown resistance
is the sum of all pulldown resistances in the structure whereas the total NOR gate
pulldown resistance is the parallel combination of all pulldowns in the stage. The
total pulldown resistance of a stage then, may be written
R(pulldown)i =- ci
where ai is that fraction of c- which is the total pulldown resistance of that stage. For
a 2-input NAND gate ac = 2. The case of ai = 1/2 specifies a 2-input NOR gate ( that
is, 2 "turned on" pulldown devices in parallel1 ). An inverter would have an ai of 1.
In addition, the direction of the signal at the input to the stage may be such that the
pullup device is active. In that case
rai/3i
R(pullup)i = i3iR(pulldown) =
where pi is the total pullup/pulldown resistance ratio of that stage. Thus for an
upgoing input transient (pulldown active),
ni = ai
and for a downgoing input (pullup active),
ni =ai,3
2.2.3 The delay - power relationship
A typical relationship between total worst case delay and worst case power used
in the ith stage of a chain of gates is given by fig(2.5). This function is readily
understood if the relationship between worst case stage power (Pi) and stage input
capacitance (c1) is made plain. Worst case power is defined as
V2
Pi = i (2.7)Rpower
where Vdd is the worst case supply voltage and Rpo,•, is the total "on" resistance of
stage i measured under worst case power conditions. We have
Rpower = Rpvowe,(pullup) 4- Rpower(pulldown)
In fact worst case delay for a NOR stage occurs only if i of the NOR-pulldowns are activated (i.e., for ai = 1).
That way, pulldown resistance is its largest and thus ti takes on its largest possible value.
where Rpowe,(pullup, pulldown) can be written in terms of the worst case speed resis-
tance (Rsp.et,(pullup, pulldown)) for a given device. Specifically
Rpower(pullup)
'Pul= R,,3 pee(pullup) (2.
and
Rpower(pulldown)
pulldon d(pulld (2.7b)
If we take Rsp,,ce as the total "on" worst case speed resistance, i.e.,
Rsp:ed R.,pe,;d(PUlldown) + Rspecd(pullup) = +ai Araii
Ci Cz
then
wer i7pulldown TaiPijp,lljup (2.7c)Rpowe = c (2.7c)
Using (2.7a) and (2.7c),
Pi =+ 'P p) (2.7d)7ai(-pulldown + ii7pldlup)
For a given stage, an increase in power (drive) increases the capacitance at the
input to the stage (2.7d). Thus, while increased power speeds up the stage output (for
a fixed load), the input to the stage is slowed down (for a fixed driver) because of it's
increased input capacitance. By a similar argument, a decrease in power (in the same
stage) would slow down the stage output, and speed up its input by reducing its input
capacitance.
For a change in power then, there are two opposing components (input and
output) which determine the effect on total circuit speed. Depending on the relative
magnitudes of these components, one or the other might dominate, or they might
combine to nullify each other's effects. A given stage may therefore operate in one
of three regions. In the first case, the change in total circuit speed is dominated by
the change in speed at the stage output. Thus fobr an increase iri power, total circuit
speed increases whereas total circuit speed decreases for a power decrease. This
region is represented by the dashed part of fig(2.5). In the second case, the change
in total speed is dominated by the change in speed at the stage input. That is, an
increase/decrease in stage power decreases/increases total circuit speed. This region
is represented by the solid part of the curve in fig(2.5). Finally, in the third case,
the change in total speed is zero because the contributions of each side are equal
and opposite and cancel each other out. This is marked by the place where the solid
and dashed lines meet in Iig(2.5). A translation of fig(2.5) into the language of the
optimizer is given in fig(2.6) in which delay (T) is substituted For circuit speed.
2.2.4 Minimization of delay with respect to power
Further study of fig(2.6) shows the slope of this curve to be a measure of the
sensitivity of the total delay to changes in the power of a given stage. Let this slope
be:
dTK = (2.8)dPi
Figure(2.6) shows that the case of K = 0 produces the minimum delay possible and
is the point where total delay (T) is least sensitive to changes in power. Negative
values of xK give the minimum power required to meet a given delay. The case of
K > 0 produces a given delay at a power consumption that is other than minimum.
In this region, power and delay may be simultaneously increased or decreased. Since
optimum, in our context, suggests that any change in power will increase delay, the
region K > 0 cannot an optimum part of the space.
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The optimization is accomplished by solving (2.8) for c0 in terms of K, ci+- and
dT dT dC_ rr ni-t + (C 1 - X-)dK +ZCi dPi _ Ci-l Z - 2  A i (2.9)
which leads to the solution equation
S= + ) (2.10)
For an N stage circuit, there are N curves of the form of fig(2.6) and thus N equations
of the form of (2.10), in N unknowns.
The factor K is made equal in all the stages because because this assures the
most optimum distribution of power among stages. We demonstrate this by using
fig(2.6) to show that, for any pair of stages with unequal (K's, it is possible to
maintain constant total delay while decreasing total circuit power. This is shown to be
equivalent to lessening the difference between the two K's. We show that when the
K's become equal, no further decreases in total power (at constant delay) are possible.
We then point out that the process may be applied to pairs of stages with unequal K's
with the result of making K equal throught the system. Consider a pair of stages s,
and S, such that
Ks.(tT7,1 > Ks, ,,,
i.e, S,, is more sensitive to changes in delay than S,. Let AK be defined as
AK = Klmt,,, 
-- K3,(fn
where,
T(Sm + S,) = t,, + tn
21
and
Ttota= ti = T(rest) + T(Sm + S,,)
According to fig(2.6), if a given amount of delay (TO) is removed from s,, and added to
s,, the effect on total circuit power is,
APtotal = AP[S,(tn - To)] + AP[Sm,(t,, + To)] < 0
where,
T(S7n + S,) = tm + t,
and thus,
Ttotal = T(Sm + S,) + T(rest)
is left unchanged. The total circuit power now is
Ptotal = Pprcvious - APtot(a < Pprevious
That is, the total power consumption is decreased without changing the total delay.
Also,
Sn(t,- To)=*Ks(t,) + a = K •,(t_-To)
and,
Smi(tn- + TO)=Ks,(t,) - a2 - Kl=m(tm+7b)
where a,, a2 > 0. Thus
AK' = K'(tm-To) - K1+) = Ks,(tm) - Kss(t,) - (at + a2) < AK
This "trading" of power between stages is responsible for decreasing the total power
at constant delay, bringing the K's closer together. The trading process may be
repeated until
aP{St,, - To)} = P{S,,(t,,, + To)} (2.11)
i.e,
APtotal = 0
Equation (2.11) is satisfied when ts,, = Ks,. At this point, it ceases to be profitable to
trade delay between the two stages.
This trading scheme may be applied to every pair of stages with unequal K's,
reducing the total power at constant total delay and ultimately, making K the same,
throught the system. To use a constant value for K in equations (2.10) is to anticipate
this development.
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Fig 2.1 The Zero order RC model of MOS device
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3.0 Solving The System Of Equations
3.1 The special case
Closed form solutions of (2.10) are difficult. For a special case, analytic solutions
are readily obtained. In the case where K and all parasitics are set to zero, (2.10)
reduces to
2
ni (3.1)
or,
= )•C( (3.2)
Comparison to (2.8) shows that the solution to this special case requires that the stage
delays be equal
ti_ t• = to (3.3)
for all i. Using this relation, the closed form solution for c, may be found
to = RoCI
1= 1 C2
tl
to == R&C2 (3.4)tl
using (3.3), (3.4) becomes
4t2 = RonlTC2
to~ 2
C2 -
Ronlr
in general
to t=Rolnz n -iC
n-( Ci-o )
and
Ci = 0 Qk
to is obtained by applying the boundary condition
tN+ = Roll nAnjrNCN V+
to = (H> = njrNRoCN+ ) - i= T Inj(CN+1
T-+'= Co )" (3.6)
Boundary evaluation of this result shows that the delay for a degenerate chain(N = 0)
is given (as expected) by RACoad.
Using (3.6), it can also be shown that, for a special case, stage delay approaches
a limiting value as the chain gets longer and longer that is, as N---ao. For the special
case of a chain with N identical stage types, that is to say:
a i =- (2i+ l
and
3i =9 il1,
individual stage delays may be written as
which leads to
at (aa3V#) CN+I )N
ti = { a2(a - CN+
t=11 ( 6Co,
(3.5)
(3.6a)
Clearly (3.6a) approaches rap3 as N--+oo. We assumed here that there are an even
number of stages, that is C- stages with active pullups and 4- with active pulldowns.
We find that for an odd number of stages, there are two possibilities which depend
upon the direction of the applied input signal. They are; 1) "fL_ stages with active
pullups and -N1L with active pulldowns, and 2) -y2 L stages with active pullups and
N+I with active pulldowns. In the first case, stage delay is
t = = - i(C+) Co (3.6b)
and in the second case
a 2(0p) CN+ CI+1ti = (7 (=) = r (3.6c)
As with (3.6a), (3.6b) and (3.6c) approach raP3' as N---+oo.
Additionally, equation (3.6) provides a way to determine the optimum length of a
chain with fixed boundary conditions. The delay through N stages may be written as
Tiotal = (N + 1)to = r(N + 1) P+
where
P = IIN 3.'
Setting
d Ttotal 0
dN
we obtain,
N = In (P ý~C 1
For an optimum number o'f buffers, (3.5) becomes
1 ?'77
or
SC I= -
c j, = co nj
Also, the optimal individual stage delays become
topt = Te
and thus the lowest possible circuit delay is
Tbest = (N + 1)topt = [Int Te
3.2 Solving the general case
A numerical technique is used to solve (2.10) in the general case. Initial guesses
are made for the Ci's and iterations are made towards the final solution. This
numerical technique is low in computational complexity since there are only 6
floating point operations required per stage per iteration for circuit optimization
(2.10). Using today's "megaflop" computers (i.e, machines capable of more than t06
floating point operations per second), this means that to10 iterations of a circuit with
104 stages could take place in under 1 second of CPU time. Indeed the processor
time required for managitig the data and other "overhead" operations may well turn
out to be the factor which determines the amount of CPU time required for this
optimizer. Each iteration can be computed in linear time because each C, depends
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solely upon the characteristics of its immediate neighbours.
computations required for each Ci is independent of the number of* stages in the
chain. For example, doubling the-length of the chain only doubles the number of ci's
to be computed.
3.3 Convergence
As with most iterative solution schemes, the question of convergence of the
solution must be raised. Consider the general form of solution equations (2.10)
ci = + X(.
where, I, Xi, Ai, Ck > 0 and ak > 1. Here, %G = -K.
For an N stage system, there are a set of N equations with
Cl = at{c2 + Xi} (3.8)
where Co = Constant and,
CN aN{Gonad + XN} (3.9)
with Goad > CO.
Consider the case of a 2 stage system given by equations(3.8), (3.9) with N = 2.
Substituting for C, and c, the results
Cj+ 1
C'1 -
-+ xI
I
\
J
Thus, the number of
(3.7)
and
C 1 a2 {cQol a + X21
are obtained. (Note that c;" is the value of C, after the mt'/ iteration.) The solutions
a.re considered to be convergent if they move in the same direction under iteration.
That is, if
i--C
then
or if
then
Cj+' < Ci
Convergence in 0 may be verified by studying the term
a,(CLoAD + 2X2)
whose derivative with respect to Ci is always positive. Let c(0O) = c O be the initial
estimate of CýI7 'AL. If Cl < C? then VI < v which implies that Co < ci. Recall that
1 V l + X,
a1 o
I 1I
C+ KC -V { •!?
Since V CV<(, C 1. Similarly, if C' > CO, then V1 > v1A and c2 > Ct. A similar
argument is used to show convergence of () i.e, if C2 > c2, then c2 > C2 and
conversely if CO < C1, then C2 < C.
An expansion to the general case is now undertaken. The general form of the
system equation was given as
{ai(Ci.•+Xi}q
i-1
Let there be an optimum C, for stage i called c,,o,. The error in the ith stage after the
jt1 iteration may be defined as
Pj = (CP - C-)2
The equations converge if this error is made smaller after each iteration, that is if
for all j. Now,
i= C2 t + C(C - 2Copt)
i =ct + -,i -opt
j+1 = c, + c+'(c+1 - 2c)
For g>ej+ l , C+'< cii. That is, the ci's may not grow under iteration.
To satisfy this condition, the set of initial guesses for the ci's must be larger than
the optimum values. After finding such a set of initial values, it will be shown that
they become smaller after the first iteration. It will then be argued that if they shrink
after the j1h iteration, then they will not grow after the J + [1.t iteration.
A set of initial values C,(j) are sought so that c, < c(i). At the end of the chain,
CN•= aN(CLOAD + XN) 2-
the condition
CN<;CUv,
is desired.
This means that
C,2 > aNCg(N)(CLOAD+ X-) }
y )N--1 + " JG 
.
For the case K = 0,
aN (CLOAD + XN) < Cg(N)
aN-1I
or,
Cg(N) = N LOAD + Xa
aN--
where 0 < a < 1. This inequality is made stronger for K > 0 (see (3.10)).
For the N - 1t stage,
CN-1 N_ (aN C:, + XN--ICg(N- ))
aN-2
< C 2Cg(N--I)
or,
Cg(N-1) > aN- (aNC(N) + X(N-1))
aN-2
In general,
Cg(,n,) > an-t(an+ 1Cg(n,+) + Xn)
where
Cg(N) = aN (OloadCg(load)+ xiV)
aN-1l
Here, the a's provide a way to uphold the inequalities (3.11) and (3.12). These initial
estimates will produce lower values after the first iteration.
(3.10)
(3.11)
(3.12)
lThe general equations show that if a member's immediate neighbours i + pt, i -
1,, get smaller, then that member will also become smaller. This shrinking has the
effect of decreasing the i - 1t member, repeating down to the 0"1 stage. Since all
optimum values are expected to lie between C) and G,,,d where
Goad > Co
and all initial guesses are larger than Qc, the 0"' stage will be "slowed down" when
it gets close to its optimum. This argument is justified by pointing out that the
expression for C1 is of the fonnrm
C= (Cc2Q,)'
(see (3.7) for X = 0). As Cec2 approaches C,, C, becomes more like cQ. This slowing
down propagates through to C2 and c3 on to CNI. When the optimum C''s are
reached, no further changes occour.
4.0 Parameter Extraction
In order to optimize a circuit according to our theory, two sets of parameters are
required. These are;
(1) The relationship between c(a,,t and R,.h (r, equation (2.1)).
(2) The ratios between the worst case speed and worst case power estimates of
Rch (rpullup, 7pulldown, eqs(2.7a,b)).
Also, in order to specify the results of the optimizer as real circuits, the map-
ping between physical device and the gate capacitance parameter (C.) used by the
optimizer theory, must be found. The rand 7y parameters are process dependent as
is the relationship between device geometry and Ci. Any attempt to determine these
must therefore take the fabrication process into account. In this section, we specify a
method for extracting these process parameters. The method is an experimental one
owing to the sheer complexity of the device models.
Briefly, the method consists of simulating a test circuit under worst case speed
conditions and equating the measured circuit delay to r in order to determine the
effective worst case speed values of ct,, and Rch (C,. and Rff respectively). By
comparison of Cff and R,ff to the dimensions of the test devices, these parameters
may be determined in. terms of device dimensions: that is, gate capacitance per
square (C/,,) and channel resistance per square (R?/,,) may be found. Then, for a
device of given dimensions, the relationship between C,,,,, and Rch may be calculated.
The -r's is determined by measuring the power of an "on" inverter under worst case
power conditions to determine its pullup and pulldown resistances. The r's are then
computed according to (2.7a) and (2.7b).
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We begin by using SPICE[3] to determine Renff( .) over a useful range of Si, and
S,,,t. Knowledge of Ref(-,) will then be used to compute Cff. The experimental
circuit shown in fig(4.1), consists of an inverter whose input signal slope is directly
controlled and whose output slope is varied by changing •,,,. Slopes are measured
according to (2.2). For a given output slope, signals of varying slopes are applied to
the input. Re,f is defined as
=Co ut
where r (delay) is measured as given in (2.1). The process is repeated with different
values of output slope to determine Reff over the 'n- space. This experiment is
performed For both upgoing and downgoing input transients to determine R.ff(~)
for the pulldown and pullup devices respectively.
Knowing Rff(-), c•Qf may be determined by replacing co,. with an identical
inverter (fig(4.2)) and again applyihg another set of signal slopes to the input. For the
load gate, cef is given by:
Sff Reff
where Rey is the previously computed effective channel resistance of the of the driver
inverter.
Rff and c~ff may then be related to the widths and lengths of the devices used, in
order to derive the mapping between the effective parameters and the drawn device
dimensions.
Rsq R WchanLnel
Lchannel
and
WchanniclLchannel
where W and L are the device dimensions of the experimental circuit. R/s,, and c,/q
are the channel resistance per square and channel capacitance per square for the
tested fabrication process. The units of W and L are also the area units of C/,,, e.g., if
W and L arue in microns then C/s, would be in Farads per square microns.
The relationship between gate and Rh, of any device made by this process, may
then be found
cgate
Wchannel -
C/sqLchannel
then,
Lchannel _ haL7 neIC/s qR/liq _
h -VchannelnR/q Cgute Cgate
Because
7 Q gpulldown
the extracted parameters are valid only for those pulldown lengths simulated.
We compute the <'s by first measuring the total power consumption of our test
inverter in the "on" state, under worst case-power conditions. Rpower (eq(2.7)) is then
computed by
V2d
power - power
power
The pullup and pulldown resistances are then determined using the drawn pullup-
/pulldown ratio (p7' ) of the test circuit
Rpower(pulldown) =
PT + 1
and
Rp ?pouwe. 3rRpower,(pullup) - /37
The -rs are then readily computed
Rfpow,,=r(pulldown)
Reff(pulldown)
amd
Rpowr(.(pulItLP)
S Reff(pullup)
Iin (
Fig 4 .1 Test Circuit for
SOUT
R
eff
COUT
Fig 4.2 Test Circuit for
Vin
0.-
Reff
Ceff
eff
k /
V
\I
5.0 Implementation as a Software System
A computer program called WIZARD and written in the C language was devel-
oped to implement the optimization process. Inputs to WIZARD are
(i) A circuit datafile specifying the form of the circuit, see fig(5.1).
(ii) A process datafile which gives the parameters of the process to be used
when optimizing the circuit, fig(5.2).
WIZARD is a three level system with each level handling a specific group of
chores. The highest level ("READY>") is responsible for interacting with the user
to obtain process and circuit information from datafiles. The program's second
level, called ("SETUP>"), permits the user to edit the process parameters and also
to bind the circuit specification to the given fTbrication process. The deepest level
("OPTIONS>>") is also interactive and allows the modification of user parameters
(including boundary conditions, number of interations, and required delay). Circuit
optimization may also be initiated from this-level.
The user may optimize either for a specific input transient or ask WIZARD to
optimize for the fastest input transient. Upon request for an optimization, WIZARD
performs it, informs the user of the results and queries for the name o'f a file in which
to place the output. This output consists of Speed and Power information, along with
the optimized dimensions of all the transistors in the circuit. At this time, WIZARD
returns to the "OPTIONS>>" level. A user picture of the system is given in fig(5.3).
The "OPTIONS>>" level controls and implements the optimization algorithm
presented in fig(5.4) for different senses of input signal. In fig(5.4) the variable To
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refers to the circuit delay requested by the system user. The blocks "SADDLE To"
and "CHANGE K" specify a linear interpolation scheme which'is used to change K
so as to "zero in" on the required delay. Specifically, "SADDLE To" finds an initial
pair of K's, KI and K2 so that
delay(.K) < To < delay(K2)
where the function delay(K,,) is the total optimized circuit delay when K = K,. The
amount by which K is changed when searching for KI and K2 is specified by a
parameter in the input process file. The module "CHANG E K'" in fig(5.4) applies the
interpolation algorithm. The delay tolerance factor detennines the region of values
around the requested delay in which computed delay will be considered acceptable to
the user.
The "OPTIMIZE" block in fig(5.4) applies thdie optimization equation (2.10) to
successive stages in the circuit, starting at the output end and finishing at the input
end. Each such traversal of the circuit is considered an iteration. Thus, the first
iteration uses the boundary conditions and/or the initial guesses of adjacent stages
to compute new stage variables. Subsequent iterations make use of the previously
computed stage variables and/or the boundary conditions. The optimization is con-
sidered complete when either; the user specified number of iterations is performed,
or; the user specified convergence tolerance is achieved. The convergence tolerance
factor specifies the maximum difference between delays, computed after successive
iterations, which is acceptable to the user as a converged result.
Total power consumption is found by assuming that half of all stages have
a conductive path between the supply (Vdd) and ground. This is an acceptable
assumption since the direction of signal flow alternates as the signal propagates down
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the chain e.g, if the input to stage i is charging, then the input to stage i + 1 would
be discharging and so on. By such a token, approximately half of the stages would
have a conductive path to ground owing to the charge at their inputs which would
turn on their pulldown transistors. Specifically, total power is computed by summing
individual stage powers (2.7d) and dividing by 2. Delay is calculated according to
(2.6).
A list of all user controlled parameters used by WIZARD is presented, along with
their effects and the level at which they may be accessed, in fig(5.5).
5.1 Decoupler
While the optimization is taking place, WIZARD makes sure that all parameters
stay within acceptable limits. In particular, each new value of c~ is checked to see that
it stays above CIN as calculated using ,VY•IN, Lmf IN and C/sq. If C falls below Cf IN,
as it might in low power situations, a special handler takes over and resolves that
situation. This handler, called a decoupler, looks at the present stage and figures out,
based on the direction of the input transient, which device is active. If the pullup is
found to be active, WIZARD computes a new pullup resistance based on the existing
pullup/pulldown resistance (0) ratio and the new (illegal) value of Ci
pull1 up TO
where Rp,,i,, is limited by RAIAX. C, is then forced to C'MI,, and a new pullup/-
pulldown ratio is computed so that
RpullupC INS-= CMIN
1"
In the case of the active pullidown, WIZARD forces c, to c.AII and computes a new
p3 ratio
,3= RA1f,IXCA IN
1r
Process parameters:
Channel Resistance per square : Pullup and Pulldown.
Gamma: Pullup and Pulldown.
Gate Capacitance per square: Pullup and Pulldown.
Pass device Capacitance per square.
Limitations on device geometries:
Minimum channel length.
Minimum channel width.
Maximum channel length. (Used to compute
maximum pullup length).
User parameters also included in process file:
Initial guess at channel width.
Maximum number of iterations to perform.
Convergence tolerance factor.
Delay search tolerance factor.
Delay search modifier.
Fig 5.1 General form of input process file
Circuit parameters:
Source Resistance
Load Capacitance
Number of Stages
Stage parameters:
Structure of pulldown network (C~. )
Total Area of pass devices in this stage (i);
(Used to compute Zý, X- and the pullup/pulldown
ratio of stage i+1 i.e., stage i+1 would have an
8:1 ratio if stage i had a pass device, otherwise
its ratio would be 4:1.).
Total fanout area; This is the area of all device
gate inputs, not along the critical path, driven
from stage i. (Also used to compute XL ).
Total area of polysilicon lines driven from stage i.
(Used also to compute X ).
Fig 5.2 General form of circuit data file.
READY>
Get process data from user specified file.
Get circuit data " " " "
Specify a circuit to WIZARD.
Go to next level (SETUP>>).
Default process and/or circuit data are
used if not specified.
Quit WIZARD.
SETUP>>
Edit process parameters.
Bind circuit to process and go to next
level (OPTIONS>>)
Go directly to "OPTIONS>>" if circuit is
already bound.
Save process data in user specified file.
Save circuit " " " " "
Return to previous level (READY>).
Circuit and process data are erased.
Include/neglect parasitics in calculations.
OPTIONS>>
Edit user parameters and circuit boundary
conditions.
Initiate an optimization for a user specified
input signal direction.
Optimize for all input signal directions and
release the results for the fastest case.
After optimization, WIZARD prints the
results and stores them in a user specified
file (see Appendix A).
Return to previous level (SETUP>>).
Fig 5.3 User diagram of the optimizer program
? • YES
Delay . TO
NO
SADDLE To
Optimize circuit
Compute Delay
T,'(1-delay tol
S delay <
To-(1+delaytolL
) YES
NO
CHANGE K
Compute delays for other input
directions.
Compute power.
Translate optimized
into device lengths
parameters.
and widths.
Save output in user specified file.
Return to "OPTIONS>>".
FiS 5.4 The Optimization algorithm.
Obtain direction of
input transient
Guess an initial K
(K=O)
Optimize circuit
Compute Delay
- I I _
__
-
Max gate length d
Min " "
Min " width
Initial guess of gate width
Edge capacitance per unit
length
Poly capacitance per square.
Pass device capacitance per square
Channel resistance " "
Pullup
Pulldown
Gamma
Pullup
Pulldown
Supply voltage (worst case power)
efault
it
I,
"
20
2
2
4
.2
.03
1
i" 50
i" 40
5.5
microns.
TI
fF
ff
Kilohms
it
Volts
Source resistance (up and down
inputs)
Load capacitance
Requested ckt. delay
Max number of iterations
K search factor
Delay tolerance
Convergence tolerance
1" 0 Kilohms
.1
0.0
50
1e3
20
.1
pF
Sec
Sec/Watt
percent
T1
Fig 5.5 Optimizer parameters: defaults and levels of access.
SETUP:
OPTIONS
6.0 Results
The performance of WIZARD may be guaged from three points of view; how
well it implements the theory, how well its results fare under circuit simulation,
and its measured computational complexity. Experiments were carried out with
WIZARD to determine its performance in these respects. The results of these
experiments are presented in this section.
6.1 Theoretical purity
To evaluate WIZARD in the first light, we must again refer to the optimization
theory. Recall that:
N
i=O Ci
and
SdT rn- rn( + X•) (2.9)
dPi C-1 c,2
which leads to
KCi rnilCi rni;Cji rniXi
S Ci -ZCCi ,- - (6.1)
and
rXini KCi
ti = ti-- Ci +- ZiZC - -- (6.2)
Using equation (6.2), successive stage delays may be related for different circuit
conditions. As presented in an earlier section, the case of K = Xi = Zi = 0 gives the
result
ti = ti--1
i.e equal stage delays. For K = Z = 0 and X<>0, we find that t>t_--1 and for K<0
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and x. = z = o
ti~ti_-1
Application of WIZARD to an experimental circuit showed all of these results to to
hold when the decoupler was not activated.
Inclusion of the decoupler produced, for K = 0, the same result as without
it under normal circumstances. This is to be expected since the decoupler is not
designed to come into play except in low power applications i.e, K << 0. When its
used was forced (by making C[IsN abnormally large), WIZARD would fix the sizes of
all stages which tried to become smaller than CQIN. Since the number of stages that
are fixed depends on the value of C'MIN, the general relationship between the stage
delays in this case is not very useful.
When the decoupler is used on a chain of N identical stages (i.e, where ai = ai+l
and A = f+j), one would expect that, for the case K << 0 and xi = zi = 0, all the
stages would eventually be decoupled. That is
ci = ci+1
for 0 < i < N. In this case, there would only be two unique values of stage delay
in the system: those stages with active pullups would all have one value of delay
and those stages with active pulldowns would have another delay value. The delays
at the circuit boundaries would be different because of the user defined boundary
conditions. We found this result to hold when WIZARD was applied to such a
circuit.
6.2 Circuit simulation of results
A 5 stage circuit, optimized by WIZARD for minimum delay, was analyzed using
the SPICE[3] circuit simulator. The purposes of this analysis were: 1) to compare the
results computed by WIZARD to the results computed by the simulator, and 2) to
determine if the circuit was indeed an optimal one.
The optimizer's estimate of total delay was found to be within 12% of the SPICE
delay, whereas its power estimate was within 53% of the SPICE power estimate.
To test whether the circuit was an optimal one, we randomly changed the widths
of various stages in the circuit. If the circuit was optimal (as claimed), then any
change in the width of any stage would cause an increase in total delay'. SPICE
showed an increase in delay for all of the width changes made (increases and
decreases), suggesting that WIZARD did produce an optimum circuit according to
the theory.
6.3 Complexity
We judge the complexity of the optimization a]gorithm on both its speed of
operation (runtime) and the dependence of its convergence on the size of the circuit
optimized.
6.3.1 Runtime
When WIZARD (running on a DEC 20/60 computer) was used on a 1000 stage
circuit, the optimize time was found to be 6 CPU seconds for 4 iterations which
implies an average iteration time of 1.5 CPU seconds. This result shows that the
Since W a Power, changing stage width has the effect of changing stage power. Because delay was optimized with
respect to power, both increases and decreases in power should cause increases in delay.
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algorithm is fast enough to be used as part of an interactive system.
6.3.2 Convergence dependence
It was argued that our optimization algorithm would run in linear time. Under
experiment however, it was fbund that the number of iterations required for conver-
gence varies slightly with the number of stages in the chain. In particular, conver-
gence was defined as the point at which successive iterations produced total delays
which were arbitrarily close.
We found that, for a circuit of fixed boundary conditions (input resistance,
output capacitance) and fixed initial guesses, the number of iterations required for
convergence in a 5 stage circuit was slightly larger than that required for a 50 stage
circuit. This difference was due to the fact that the optimum ci's for the 50 stage
circuit were much closer in values to the initial guesses to the optimum ci's for the
5 stage chain. The number of iterations required for convergence is dependent on
the difference between the optimum ci's and the initial guesses. The dependence on
chain length is present only because the optimum ci's depend upon the chain length.
7.0 Conclusion
We have developed and implemented a circuit optimizer for combinational
MOS circuits, which optimizes a given signal path to meet a speed specification
at the minimum possible power consumption. This optimizer runs in linear time
and took 6 CPU seconds (on a DEC 20/60) to optimize a 1000 stage circuit (i.e,
at least 2000 transistors). Compared to circuit simulation, the optimizer's results
(for a 5 stage circuit) were accurate to within 12% for circuit delay and 53% for
power consumption. From these results, it is obvious that this circuit optimizer is
fast enough to be used interactively miand yet accurate enough to be used in serious
design applications. Indeed we believe that, if coupled with a reasonable critical path
analyzer, this optimizer would be ideal for use in automatic circuit synthesis tools.
Further work on circuit optimization is being conducted by Mark Matson of the
VLSI circuits group at MIT. In particular, Matson's work includes the development
of more accurate circuit models, methods of optimizing critical paths, and techniques
for hierchical circuit optimization- to improve execution time.. He will also address
other optimization criteria, such as circuit area and dynamic power consumption. It
is hoped that his work will produce a system which will optimize the performance of
large designs with respect to a designer's objectives.
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APPENDIX A: Sample run of the optimizer program,
Items in curly braces {} are user inputs.
TOPS-20 Command processor 4A(653)
@wizard
The WIZARD is on your side....
READY>{<cr>}
options are:
'p': get process data
'd': get circuit
's': show process parameters
'g': prepare to optimize
'e': exit from WIZARD
READY>{g}
Using default circuit
there are 5 stages
Rin[UP] = <1.00e + 4> Rin[DWN] = < 1.00e + 4> Cout = <1.00e-13>
using default PROCESS values
SETUP>{<cr>}
options are:
c: edit process parameters
destroys low-level circuit specification
t: prepare to optimize
create low-level circuit specification
g: return to 'OPTIONS>'
if low-level circuit specification exists
s: show process parameters
p: include parasitics in optimization
n: ignore parasitics "
k: save process data on mass storage
I: save circuit data "
q: quit options
e: exit from WIZARD
SETUP>{t)
ready to optimize for... O.Oe-1 delay
OPTIONS>>{<cr>}
options are:
c: edit user parameters
s: show stage parameters
u: optimize for 'up' input transient
d: " " 'down' " "
a: " " 'average'
m: ." " 'BEST'
q: quit options
e: exit from WIZARD
ready to optimize for... 0.00e-1 delay
OPTIONS>>{m}
Best optimized delay is for: UP input transient
Requested delay is: 0.000e-1
optimized delay is: 2.241e-9
Other delays are:
DWN input: 5.076e-9
AV input: 3.658e-9
Power: 4.650e-3
Requested # of iterations: 50
Actual # of iterations: 11
Requested convergence tolerance factor: 1.00e-3
Final convergence tolerance factor: 7.40e-4
Search tolerance factor: .20
Optimization time: 3.670e-1 Sec
Average time per iteration: 3.336e-2 Sec
Parasitics ignored
Output file: {tty:}
Output from WIZARD using:
datafile: default
processfile: default
optimized for UP input transient
Requested # of iterations: 50
Actual # of iterations: 11
Requested convergence tolerance factor: 1.00e-3
Final convergence tolerance factor: 7.40e-4
Search tolerance factor: .20
Optimization time: 3.67e-1 Sec
Average time per iteration: 3.34e-2 Sec
Boundaries are: Rin = 1.00e + 4,Cout = 1.00e-13
Parasitics ignored
pwr= 4.65e-3:UPdly= 2.24e-9:DWNdly= 5.08e-9:AV-dly= 3.66e-9
listing by stage, width and length
stage 0:W= 1.63e+1:Lpd= 2.00e+0:Lpup= 6.40e+0
stage 1:W= 3.32e+1:Lpd= 2.00e+0:Lpup= 6.40e+0
stage 2:W= 1.71e+l1:Lpd= 2.00e+0:Lpup= 6.40e+0
stage 3: W = 3.64e + 1: Lpd= 2.00e+0:Lpup= 6.40e + 0
stage 4:W= 2.00e + 1: Lpd= 2.00e + 0:Lpup= 6.40e + 0
ready to optimize for... 0.00e-1 delay
OPTIONS>>{e}
